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Abstract-A buried injector is proposed as a source of electrons for 
substrate hot electron injection. To enhance the compatibility with 
VLSI processing, the buried injector is formed by the local overlap of 
the n-well and p-well of a retrograde twin-well CMOS process. The 
injector is activated by means of punchthrough. This mechanism al- 
lows the realization of a selective injector without increasing the 
latchup susceptibility. The p-well profile controls the punchthrough 
voltage. The high injection probability and efficient electron supply 
mechanism lead to oxide current densities up to 1.0 A . Em-’. Pro- 
gramming times of 10 ps have been measured on nonoptimized cells. 
The realization of a structure for 5-V-only digital and analog applica- 
tions is viable. A model of the structure for implementation in a circuit 
simulator, such as SPICE, is presented. 
I. INTRODUCTION 
N increasing demand exists for high-performance A EPROM’s and E2PROM’s in digital applications. In the 
near future, magnetic media may be replaced by E’PROM’S 
[ 11. However, also in analog and analog-digital applications 
adjustable components are required. EPROM’s can be used in 
analog CMOS circuits. In this way, it is possible to cancel off- 
sets in differential amplifiers [2]. E’PROM’s may also find ap- 
plication in adaptive filters or in neural networks [3], [4]. In 
this paper we will describe a new structure for an EPROM de- 
vice, which is realized by high-energy ion implantation and may 
be used in various EPROM applications. The paper focuses on 
the working principle of the realized structure and its modeling. 
Furthermore, programming characteristics of nonoptimized 
memory cells are given, in order to demonstrate its high speed 
potential. In a following paper, the performance of optimized 
cells and method of cell selection in a memory matrix will be 
discussed based on the evaluation of a 16K flash-E’PROM [5]. 
Conventional EPROM’s widely use the method of Channel 
Hot Electron (CHE) injection for programming. Electrons that 
become hot in the pinchoff region have a small probability of 
being injected into the gate oxide and flowing to the floating 
gate. The electrons should gain sufficient kinetic energy in the 
electrical field parallel to the Si-Si02 interface and then they 
have to be redirected towards the Si-Si02 interface [6]. The 
influence of the drain and gate voltage on the number of hot 
carriers and the height of the Si-Si02 potential barrier lead to 
conflicting demands [7], [8]. Therefore, high drain and gate 
voltages are often used as a compromise in practical program- 
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ming. As a result, drain-side CHE injection EPROM’s have a 
low injection probability. They generally do not allow 5-V-only 
operation, although for some drain-side CHE injection 
EPROM’s with submicrometer channel length the programming 
drain voltage can be reduced to 5 V [9]. The source-side CHE 
injection technique can be used, in order to overcome these dis- 
advantages [7]. However, as in the case of a drain-side CHE 
injection EPROM, the injection of hot electrons is limited to a 
very small region. As the charge injection is the driving mech- 
anism for oxide breakdown [lo], the lifetime and the number 
of programming cycles of such device for E’PROM applica- 
tions are restricted. 
An alternative method to the CHE injection is the Substrate 
Hot Electron (SHE) injection, which is shown in Fig. 1. The 
source of electrons is the substrate. The SHE injection has sev- 
eral advantages. Electrons that are accelerated in the depletion 
layer underneath the gate and become hot are directed towards 
the Si-Si02 interface. The injection probability can be in- 
creased by raising the gate voltage, which lowers the Si-Si02 
potential barrier [11]-[13]. In contrast to the conventional CHE 
injection, this can be done without decreasing the number of 
hot electrons. The SHE injection technique can be applied in a 
5-V-only EPROM, because the only higher voltage needed on 
chip is connected to the gate terminal of high impedance and 
can be generated on chip by charge pumping techniques [14]. 
The injection of electrons can take place over nearly the whole 
active gate area. In the case of equal injection current the SHE 
injection offers a lower oxide current density than the CHE in- 
jection. Because the oxide is stressed less locally, a higher re- 
liability of the SHE injection EPROM may be expected 
compared to the CHE injection EPROM. In addition, both nor- 
mal CMOS and EPROM devices can use the same advanced 
source and drain structures in order to suppress unwanted short- 
channel effects (151. 
The major problem associated with the conventional SHE in- 
jection is the method for generation of electrons in the sub- 
strate. Photogeneration and avalanche multiplication have been 
used. Verwey et al. [ 161 employed a forward-biased n-type sub- 
strate with a p-type epilayer. Eitan et al. [17] used a forward- 
biased p-n junction, which was situated closely to the EPROM 
device. Such a forward-biased p-n junction has low injection 
efficiency, because only a small part of the injected carriers 
( to [18]) enters the depletion layer under the gate. 
The majority of these carriers either recombines in the substrate 
or are directly collected by the source and drain without any 
probability of surmounting the Si-Si02 potential barrier. Al- 
though the last technique has been implemented in a memory 
array [19], none of the above-mentioned techniques seems to 
be a viable way for integration in CMOS circuits because of the 
danger of latchup. 
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Fig. 1 .  A conventional substrate hot electron injection EPROM structure. 
The acceleration of electrons occurs in the depletion layer (hatched) per- 
pendicularly to the monosilicon surface. 
In spite of the promising programming method for EPROM's, 
the SHE injection was not attractive, because it lacked an effi- 
cient source of electrons. This problem has been overcome in 
the so-called VIPMOS structure [ 191. The acronym VIPMOS 
stands for Vertical Injection Punchthrough-based MOS. This 
structure results in a local buried injector as the source of elec- 
trons. The basic device principle is explained in Section 11. Sec- 
tion I11 deals with the device fabrication. Simulations emphasize 
some of the advantages of this device. Furthermore, a model 
for implementation in a circuit simulator is presented in Section 
IV. Experimental results are given in Section V and Section VI 
summarizes the conclusions. 
11. BASIC PRINCIPLE 
Fig. 2 visualizes the VIPMOS structure. The VIPMOS struc- 
ture has an additional n-type doped area underneath the gate. 
This n-type area is the buried injector and acts as the source of 
electrons. Apart from the injector, the structure can be similar 
to the conventional SHE injection EPROM, as shown in Fig. 
1. 
In the programming mode, the injector is grounded. A high 
voltage VCg is applied to the control gate. Fig. 2(a) shows the 
VIPMOS EPROM in the case of connecting both the source and 
drain to a voltage Vdl. The substrate area between the MOS stack 
and injector is not completely depleted. Increasing the voltages 
on the source and drain will extend the depletion layer under- 
neath the gate into the direction of the injector. At a certain 
voltage Vdep, the depletion layer will touch the depletion layer 
at the injector side. Further increase of the voltage leads to 
punchthrough (Fig. 2(b)). The punchthrough voltage VPt is de- 
fined as the voltage on the source and drain, when the injector 
current increases and starts to deviate from the junction satu- 
ration current. In the punchthrough mode the injector emits 
electrons into the depletion layer under the floating gate. These 
electrons will be accelerated in the electrical field. Some of them 
will become hot and gain sufficient energy to surmount the Si- 
SiO, potential barrier. The injection mechanism is very effi- 
cient, because all electrons emitted by the injector are acceler- 
ated in the direction towards the Si-SiO, interface and have a 
chance of being collected by the floating gate. This will be il- 
lustrated in the next section. Utilization of the punchthrough 
mechanism for application in bipolar ROM's has already been 
reported by Lohstroh et al. [20]. Mouthaan et al. [21] used the 
punchthrough mechanism in a dynamic RAM cell. In the de- 
vice, presented in this paper, it is combined with the generation 
of hot electrons for nonvolatile memories. Actually, the local 
buried injector, that is activated by means of punchthrough, 
combines the previously described advantages of the SHE in- 
jection with an efficient source of electrons. 
Fig. 3 shows the energy band diagram of the VIPMOS struc- 
ture under programming and read condition. The device can be 
characterized by two potential barriers I$,, and I$? I$f is the po- 
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Fig. 2. The VIPMOS structure with the local buried injector. At V, and Vd 
equal Vd, the punchthrough condition is not satisfied (a). Both depletion 
layers just touch for the case that V, and Vd equal Vdep. At a voltage V,,, 
punchthrough occurs and the injector emits electrons into the depletion layer 
underneath the gate (b). 
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Floating Gate SiO, P-substrate N-injector . 
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Floating Gate SiO, P-substrate N-injector 
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Fig. 3 .  The energy band diagram of the VIPMOS structure under program- 
ming (a) and read (b) condition. The device is characterized by two poten- 
tial barriers +/and +b. +/is the barrier between the injector and the substrate 
area above the injector, whereas +b is the Si-Si02 barrier. 
I I 
I 1 
N-well Formation 
Overlap forms injector 
P-well Formation 
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WIJBURG er al.: NOVEL INJECTOR STRUCTURE FOR EPROM APPLICATIONS 113 
tential barrier between the injector and the substrate area above 
the injector, whereas 4 b  is the Si-Si02 potential barrier. In the 
programming mode, 4f is decreased when the source and drain 
voltage exceed Vdep. Electrons will diffuse over the lowered bar- 
rier (Fig. 3(a)) and are accelerated towards the Si-SiO, inter- 
face. Some of them may surmount the Si-SiO, barrier, the 
majority will be drained by either the source or drain. Fig. 3(b) 
shows the energy band diagram in the read mode. The injector 
potential is raised (e.g., it is connected to the drain voltage). 
Thus the barrier 4f is increased, thereby preventing the emission 
of electrons from the injector. 
In the punchthrough mode, the injector current can be written 
as 
zinj = 1, exp (G) 
with 
A 4  = 4,0 - 4f. ( 2 )  
q5f is the height of the potential barrier as indicated in Fig. 3(a) 
and 4jo is the built-in potential of the junction between the in- 
jector and the substrate area above the injector. The dependence 
of A$ on the channel potential &h can be written as [22], [23] 
4 c h  - 4 d e p  
A+ = 
n 
I I Active Area Definition + Field Oxide Growth 
l (3) I Poly-Stack Formation 
where +dep is the channel potential, when the depletion layer 
under the gate just touches the depletion layer at the injector 
side. The nonideality factor n denotes the fraction of the in- 
creasing channel Dotential that is available to forward bias the - 
junction between the injector and the substrate area above the 
injector. Our devices show typical nonideality factors of 3 to 4. 
Using (1) and (3), the punchthrough current may be written as Fig. 4.  Process flow forming the VIPMOS structure. 
In fact, the nonideality factor n is not a constant, but it gradu- 
ally increases with increasing (&h - 4 d e p ) .  Assuming a highly 
doped injector and a homogeneously doped substrate area above 
the injector, a more precise expression for A+ is given by [22], 
t231 
with xpt is the distance from the potential minimum, when &, 
= q5dep, to the injector and L the distance from the Si-Si02 
PI interface to the injector, as indicated in Fig. 3(a). 
At high currents, Zinj will become space-charge-limited and it 
can no longer be descnbed by an exponential behavior as in (4). 
For the derivation of the injector current it is assumed that the 
injector is grounded. For the case it is not grounded or it has a 
considerable resistance, &h has to be replaced by the potential 
difference across the punchthrough structure. 
Hot electron injection is often modeled by the Lucky Electron 
Model (LEM) [11]-[13]. This model was originated by Shock- 
ley [24] and later refined by Verwey et al. [ 111, [ 121 and Ning 
et al. [ 131. Following this model, the probability for an electron 
of being injected over the potential barrier 4b is given by 
pinj = A exp (-a) 
where A is a fitting constant. d is the minimum distance which 
an electron has to travel without suffering any collisions, in or- 
der to acquire an energy equal to the Si-SO, barrier &, as 
indicated in Fig. 3(a). X is the scattering mean free path of an 
electron. Using the solution of the Poisson equation, the follow- 
ing expression for d can be derived, assuming a substrate area 
above the injector that is homogeneously doped to a concentra- 
tion of N ,  
where q is the electronic charge and eSi is permittivity of silicon. 
The height of the barrier & is affected by the electrical field in 
the gate oxide. Ning derived an expression for &, which in- 
corporates the image force barrier lowering term and a “tun- 
neling barrier lowering” term [ 131 
& = 3.2 - /3EAL2 - aE2,L3 (8) 
with E,, is the electrical field in the gate oxide. a and /3 are 
constants. E,, is calculated by 
with Vflg is the floating gate voltage, V ,  the flatband voltage, 
and T,, the gate-oxide thickness. 
I 1 
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Fig. 5 .  The 1-D-doping profile of the buried injector as simulated with SUPREM 111. The solid line represents the net doping 
concentration, the dotted line the phosphorus concentration, and the dashed line the boron concentration. 
Using the above-mentioned equations, the current flowing to 
the floating gate can be calculated as 
I"g = PI", x I,", (10) 
thereby combining the LEM with the punchthrough model. 
111. PROCESS DESCRIPTION A D SIMULATION 
The process simplicity makes the application of VIPMOS 
structures attractive for custom CMOS applications. The buried 
injector structure can easily be realized by high-energy ion im- 
plantation. In this way, the Gummel number of the substrate 
area above the injector can be well-controlled. This is impor- 
tant, because the punchthrough voltage is sensitive to the Gum- 
me1 number. To create a local injector, the conventional buried 
layer does not seem to be favorable. The possible spread in the 
thickness and doping concentration of the epitaxial layer result 
in a nonreproducible Gummel number of the region above the 
injector. 
Essentially, the buried injector is formed just by an overlap 
of the retrograde n-well and p-well of our high-energy ion-im- 
planted CMOS process 1251. The process flow is given in Fig. 
4. The Gummel number of the substrate area above the injector 
is given by 
Lpt -.rip, 
Q = So ( N a ( X )  - N d ( x ) )  dx .  (11) 
Na(x) and N d ( x )  are determined by the p-well and n-well pro- 
file, respectively. The wells are implanted immediately after the 
field oxidation. The retrograde n-well, in which the normal 
PMOS devices are formed, is made by a single implantation 
step of 1-MeV phosphorus ions and a dose of 1 x lOI3 cm-'. 
The retrograde p-well is formed by a boron implantation with 
an energy of 350 keV and a dose of 1.5 X 10l2 cm-2. The 
retrograde p-well implantation determines the threshold voltage 
of the parasitic field-oxide NMOS. This implantation is fully 
covered by the overlapping n-well implantation at the injector 
TABLE I 
DIFFERENT GUMMEL AND THRESHOLD A JUSTMENT 
IMPLANTATIONS THAT HAVE BEEN USED TO VARY THE p- 
WELL PROFILE, I N  ORDER TO INVESTIGATE ITS INFLUENCE 
ON THE PUNCHTHROUGH VOLTAGE, INJECTION 
PROBABILITY, AND NONIDEALITY FACTOR n
Dose (cm-2)/Energy (keV)  
Threshold 
Device Implantation Adjustment 
Gummel 
1.5 X 10'2/210 - 
1.0 x 10'*/210 - 
1.5 x 10'*/70 
1.5 x 1012/70 
A 
B 
C 
D 
5.0 x 10"/10 
2.0 x 10"/40 
5.0 x 10"/10 
2.0 x 10"/40 
2.0 x 10'*/150 
1.5 x 10"/110 
side. An additional boron implantation with an energy of 110 
keV and a dose of 1.5 x 10l2 cm-2 is done through the same 
mask. This implantation, further referred to as Gummel im- 
plantation, is necessary to suppress the front flank of the retro- 
grade n-well profile. The Gummel implantation ensures a 
reproducible Gummel number of the substrate area above the 
injector. The p-well loses its retrograde character due to the 
Gummel implantation. The threshold voltage of the normal 
NMOS devices is determined by two boron implantations. The 
first boron implantation with an energy of 40 keV and a dose of 
2 X 10" cm-2 is performed during the p-well formation. The 
second boron implantation, that also covers the threshold volt- 
age adjustment of the normal PMOS devices, is a blanket im- 
plantation with an energy of 10 keV to a dose of 5 X 10" cmP2 
through the gate oxide with a thickness of 25 nm. Obviously, 
these boron implantations also affect the Gummel number of the 
substrate area above the injector. The doping profile of the bur- 
I I 
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Fig. 6 .  2-D-doping profile of the VIPMOS structure, which is used for the 
device simulations. 
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Fig. 7. A vector plot of the electron current density in programming mode. The dashed lines denote the junctions. The spacing 
between the injector and source is 5 pm. The injector is grounded V, = 5 V and Vflg = 10 V.  The injection of electrons from 
the injector only occurs in the direction of the floating gate. 
ied injector, as simulated with SUPREM 111 [26], is shown in 
Fig. 5. The junction depth, resulting from the p-well and n-well 
overlap (device D in Table I), is about 0.5 pm. 
In principle, the buried injector can be realized without any 
extra masking step. However, in the case of the formation of 
high-energy ion-implanted buried layers an n-type trunk from 
the buried layer up to the surface arises at the mask edge [27]. 
The trunk implies an electrical connection between the buried 
layer and the inversion layer, preventing the VIPMOS structure 
from operation. In order to tackle this problem, an additional 
PT-masked (Preventing Trunk) implantation, 150-keV boron 
ions up to a dose of 5 x lo'* cm-', is carried out at the edges 
of the injector. Unfortunately, the PT mask increases the device 
dimensions at this moment. 
The Gummel implantation will scarcely affect the threshold 
voltage of the normal NMOS devices, because it is a deeper 
implantation. On the other hand it will considerably increase 
the bulk factor, especially when higher doses are used in order 
to obtain a high punchthrough voltage. Also the PT implanta- 
tion will have a profound effect on the bulk factor. 
It is interesting to investigate the influence of the Gummel 
number of the substrate area above the injector on the injection 
probability. Generally, a high Gummel number results in a high 
punchthrough voltage and high injection probability, whereas a 
lower Gummel number will give a lower punchthrough voltage 
and lower injection probability [28]. In addition to the Gummel 
number of the region above the injector, the resulting shape of 
the profile of the p-well influences the injection Probability. A 
high boron peak near the Si-SiO? surface locally enhances the 
electrical field and leads to a higher injection probability. The 
shape of the p-well profile also influences the nonideality factor 
n. A deeper Gummel implantation will shift the position of the 
potential bamer + into the direction of the injector, thereby 
increasing the nonideality factor n. In order to investigate these 
aspects, the Gummel implantation and the threshold adjustment 
implantations were varied. This resulted in four devices A to D 
I 
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Fig. 8. The potential along the Si-Si02 interface at different source volt- 
ages. The source junction is situated at x = 2 pm and the injector junction 
at x = 7 ym. At a certain voltage, the channel potential is no longer con- 
stant along the whole injector area. 
as listed in Table I. The retrograde p-well and n-well implan- 
tations were identical for all devices. Section V will deal with 
the measurements resulting from these devices. 
Fig. 6 shows the 2-D doping profile of the VIPMOS struc- 
ture. This profile is used for device simulation with TRENDY, 
a 2-D device simulator [29]. In the programming mode the de- 
vice behavior is symmetrical. Therefore, only one half of the 
structure is simulated in order to save computation time. A vec- 
tor plot of the electron current density under programming con- 
dition is shown in Fig. 7. The electron current density from 
injector towards the channel easily exceeds 200 A . cm-’ in 
the programming mode. The electron current density is not con- 
stant along the whole injector area. The local injector current 
density as well as the local injection probability is determined 
by the channel potential above the injector area. This channel 
potential itself depends on the amount of charge, which can be 
derived from the channel by the source and drain. This effect is 
emphasized in Fig. 8. It displays the channel potential along 
the surface from source to injector at different source voltages. 
Notice that at a certain source voltage, the channel potential 
apparently has no longer a constant value along the whole chan- 
nel. This restricts the applicability of the LEM, which will be 
explained in the following section. 
As can be seen from Fig. 7, the injection of electrons occurs 
in vertical direction. Moreover, the injection does not occur in 
lateral direction, where it might trigger other structures. Holes, 
generated by impact ionization in the depletion layer under the 
floating gate, contribute to the substrate current. This substrate 
current may cause a parasitic bipolar action [30]. The influence 
of the substrate current is suppressed by the use of a heavily 
doped p-type substrate [25]. Therefore, the VIPMOS structure 
seems to be suitable for application in VLSI circuits without the 
danger of latchup. 
IV. VIPMOS MODEL 
Fig. 9 shows a typical plot of the measured injector current 
as a function of the draidsource to bulk voltage ( Vdsb) at dif- 
ferent “floating” gate voltages ( Vflg). At drain/source voltages 
only slightly higher than the punchthrough voltage, the current 
has a logarithmic behavior and can be well described by (1) and 
(5). The injector current is independent of Vflg. The potential in 
the channel above the injector region is constant and fixed to a 
I I N J  
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Fig. 9. Typical curves of a VIPMOS device. VAg vanes from 7.5 to 11.5 
V in steps of 1 V .  At low Vdsb the current is independent of VRg. At higher 
V,,, the MOS action dominates the device. 
value of about 
(12) 4 c h  = Vddsb + 2 1 4 p (  
with 4p is the substrate Fermi potential. In this case the injector 
current can be modeled with the help of the previous equations. 
For the “floating” gate current the LEM can be used. At higher 
Vdab, the current is dominated by the MOS action. The drain/ 
source to bulk voltage, at which this applies, is further referred 
to as Vtr. For Vdsb greater than V,,, the potential in the channel 
will gradually increase from the middle of the injector to the 
source and drain. This implies that the injection will not be ho- 
mogeneous, and moreover the injection probability varies over 
the injector area. Electrons that are injected closer to either the 
source or drain have a greater probability of surmounting the 
Si-SiO’ potential barrier. Thus the injection probability will not 
only be dependent on Vflg, but also on Vdsb. This phenomenon 
is more pronounced for devices with a low Gummel number of 
the substrate area above the injector. A more precise expression 
for the “floating” gate current is 
p x = h  
where a and b are the boundaries of the injection area. This 
effect makes a use of the LEM for SPICE modeling inconven- 
ient, because a precise knowledge of the channel potential is 
required. Therefore, an empirical relation for the injection 
probability is introduced 
Pi, = Po + Pkzi”j( V”g - V m ) .  (14) 
In (14), Po is the injection probability at an arbitrary “floating” 
gate voltage V, and P,(A-’ V-’) is a fitting constant. 
In Fig. 10 the model for the VIPMOS structure is given. This 
model has been implemented in SPICE. The punchthrough cur- 
rent source is modeled with the help of (1) and (5). We have 
used the SPICE level3 MOS model [3 11 for the MOS behavior. 
The floating gate current is included in the model, using (10) 
and (14). Rinj is the resistance of the injector. It should neces- 
sarily be incorporated in the model, because the injector sheet 
resistance is 1000 Q /  0. The parameters for the model are ob- 
tained from the parameter extraction program PROMEA [32] 
and will be discussed in the next section. 
I I 
WIJBURG et al. : NOVEL INJECTOR STRUCTURE FOR EPROM APPLICATIONS 
-100.0 
v ng 
I I I I I I I !  
100.0 
”in, 
Fig. 10. Model for the VIPMOS structure that has been implemented in 
SPICE. 
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V.  MEASUREMENTS AND DISCUSSION 
We have fabricated several VIPMOS structures with different 
punchthrough voltages by varying the doping profile of the 
p-well. Fig. 1 l(a) shows the measured injector and “floating” 
gate current of device A as a function of the drainlsource to 
bulk voltage v&,. The “floating” gate voltage Vflg is 15 V. The 
punchthrough voltage of this device is 6.85 V and VI, is 8.0 V. 
The injection probability at the point indicated by the marker is 
nearly 1 X The injector area of this device equals 12.5 
pm’. It can be calculated that the electron current density in the 
gate oxide exceeds 0.4 A * cm-’. At higher values of Vdsh and 
Vflg oxide current densities of 1 A cm-’ are measured. These 
high values are acquired as a result of a high injection proba- 
bility accompanied by an efficient electron injection mecha- 
nism. In Fig. l l(b) the injector current and “floating” gate 
current of the same device are plotted as a function of Vflg. V&h 
is 9 V. It is clearly demonstrated that below a certain value of 
Vflg the injector does not emit electrons, because the punch- 
through condition cannot be satisfied at low Vflg. Consequently, 
the injection automatically stops in such an EPROM, when a 
sufficient amount of charge carriers is accumulated on the float- 
ing gate. 
The high oxide electron current densities may result in esti- 
mated programming times in the microsecond range for opti- 
mized structures. These expectations are based upon measure- 
ment results shown in Fig. 12. This figure displays the pro- 
gramming characteristics of devices A and D. Device A has a 
high injection probability and device D can be programmed with 
a low drain voltage of 5 V. These devices are not optimized. 
The total floating gate capacitance C,,, is approximately 0.8 pF, 
the coupling ratio has a value of 0 .6 ,  and the injector area is 
12.5 pm2. Notwithstanding its considerable C,,,, device A re- 
veals a threshold voltage shift of about 3 V within 10 ps. Op- 
timized devices with the same injector area can have a C,,, less 
than 0.1 pF. This will result in programming times which are 
approximately one order of magnitude shorter than the times 
shown in Fig. 12. The relatively high control gate voltages can 
be reduced by increasing the coupling ratio and decreasing the 
threshold voltage shift. Currently, no optimized cell structures 
are available. However, a 5-V-only 16K flash E’PROM with 
optimized VIPMOS structures is under development [ 5 ] .  
For analog applications, such as neural networks [4], a VIP- 
MOS structure with a lower punchthrough voltage is desirable 
for supply voltage considerations. Thus a tradeoff should be 
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Fig. 11. The measured injector (left axis) and “floating” gate current (right 
axis) of a device A as a function of the dradsource to bulk voltage ( V,,,) 
with the “floating” gate voltage ( V f l g )  is 15 V (a) and as a function of Vflg 
with Vdsb is 9 V (b). 
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1 10 100 1000 10000 
programming time [usecl 
Fig. 12. Measured programming times of the nonoptimized devices A and 
D. Programming conditions for device A are: Vdsb = 10 V and Vcg = 25 
V. For device D the conditions are: Vdsb = 5 V and Vcg = 20 V. 
made between the injection probability and the supply voltage. 
Fig. 13 shows the characteristics of device D. The punch- 
through voltage V,,, of device D is 2.75 V and V,, is 3.8 V. The 
squares in the figure represent the data that have been stored 
I 
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Fig. 13. Measured (squares) and fitted (solid lines) injector (a) and “float- 
ing” gate current (b) of device D, using the model for SPICE. The RMS 
error is 2.9%. 
after measurement, whereas the solid lines denote the theoreti- 
cal curves according to the model that has been explained in 
Section IV. The parameters used in this model have been ex- 
tracted by the parameter extraction program PROMEA 1321 and 
are listed in Table 11. The rms error of the fit is 2.9%. As can 
be seen from Fig. 13(a), the injector current can quite well be 
described by the model, which is composed of the punch- 
through, and SPICE level3 MOS model. The injection proba- 
bility, being modeled by a linear relationship between the gate 
voltage and injector current, gives a good prediction for the 
floating gate current (Fig. 13(b)). The extracted parameters 
(Table 11) do have realistic physical values. The relatively high 
value, found for the bulk factor gamma, originates from the 
implantation which should prevent the trunk from the buried 
injector to the inversion channel [27]. Also the injector resis- 
tance Ri, of 1.4 kfl is in good agreement with the value that 
was expected from the layout configuration. 
It is not the intention of this paper to check or approve the 
physical correctness of the LEM. However, it is interesting to 
examine, whether the experimental results conceming the re- 
ported LEM parameters [ 6 ] ,  [13] are applicable to our devices. 
Hence, the injection probability is measured as a function of 
Vag.  The injection probability P,nj is obtained from the division 
of the measured “floating” gate current by the injector current 
Vdsb is kept at Vtr. In the Vdsb range, Vpt to V,,, the injector cur- 
rent hardly changes with VRa as demonstrated in Fig. 9. So a 
constant potential along the whole inversion channel can be ex- 
pected. The results are illustrated in Fig. 14. The squares are 
the measured data and the solid lines are the theoretical curves 
Pinj 
1 A 
I 
I I I I 
12 14 16 18 20 
Vflg (VI 
Fig. 14. The measured (squares) and fitted (solid lines) injection proba- 
bility for the devices A-D using the Lucky Electron Model. The rms error 
is 1 .6%.  
TABLE I1 
THE SPICE MODEL PARAMETERS GIVING THE 
BEST FIT WITH THE MEASURED INJECTOR AND 
“FLOATING” GATE CURRENT OF DEVICE D 
Parameter Unit Value 
V 
V 
A . V-* vo 5 
V-‘  
m . s-’ 
m 
m 
A 
m 
m 
V 
V 
R 
0.64 
0.56 
3.11 X lo-‘ 
1.54 
9.63 X lo-* 
6.34 x io4 
10 x 10-6 
1.74 x io-’ 
5 x 10-6, 
1.91 X 10- 
0.50 X 
2.13 
0.58 
1.44 x io3 
2.01 x 
1.09 X IO-* 
7.5 
according to the LEM. Equation (7) is used to calculate the 
distance d (this equation is valid for (bch 5 &,). The minor 
change in the position as well as the height of the potential bar- 
rier +. for VdSb = k‘, only introduces a small error. A value of 
9.2 nm was used for X [ 6 ] ,  [13]. The image force bamer low- 
ering constant /3 was taken as 2.59 x ( V  * cm)’/2.  The 
measured data have been fitted with the LEM by means of the 
doping concentration N ,  and the empirical LEM parameters A 
and a. The theoretical curves correspond very well to the mea- 
sured data. The rms error is l .6%. 
The assumption of a homogeneously doped substrate above 
the injector does not disturb the validity of the LEM. In our 
devices the doping profile in the area above the injector is rather 
constant and does not have a pronounced shape. Our derivation 
conceming the injection probability may not be appropriate for 
devices with a high surface concentration declining to the in- 
jector, because an increase of the electrical field in the vicinity 
of the Si-SiO, interface will greatly enhance the injection prob- 
ability. 
The parameters of the theoretical injection model, which give 
the best fit in measured injection probability, are tabulated in 
Table 111. The value of A is 2.9 and it corresponds very well to 
the value which has been reported by Ning et al. [13]. The 
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TABLE 111 
THE MEASURED PUNCHTHROUGH VOLTAGE VPt A N D  THE NONIDEALITY FACTOR n OF DEVICES A-D 
(The fitted doping concentration N ,  as well as the parameters of the Lucky Electron Model are 
included.) 
Device Vp,(V) V,,(V) n No ( ~ m - ~ )  
A 6.85 8.0 3.6 5.27 x 10I6 h ( n m )  9.2 
B 4.75 5.8 3.2 4.69 x 10l6 a (V’ / ’  . cm2/’ ) 7.52 x 
C 5.35 6.5 3.6 5.33 x lot6 p ( ( V  . an)’/*) 2.59 x lo-‘ 
D 2.75 3.8 3.0 4.36 X lot6 A 2.9 
“tunneling barrier lowering” constant CY of our devices, 7.5 x 
deter- 
mined by Ning et al. [13]. However, the value is in contrast 
with the 4 x obtained by Tam et al. [6]. From these 
results it can be stated that the LEM can be used in our devices 
to predict the injection probability in the case of a constant sur- 
face potential. 
It can be seen from Fig. 14 and Table 111 that the doping 
profile in the injector area strongly influences the punchthrough 
voltage and injection probability. Therefore, a reproducible 
VIPMOS structure can only be realized by well-controlled pro- 
cessing, such as ion implantation. 
The highest injection probabilities are acquired by device A. 
This directly results from the high punchthrough voltage. On 
the other hand, the injection probabilities as obtained from de- 
vice B and C are nearly the same, although the punchthrough 
voltages differ 0.6 V. This can be explained as follows: the 
nonideality factor n of device C is greater than that of device 
B; thus the position of the potential barrier q+ is shifted towards 
the Si-Si02 interface surface in the latter case, thereby com- 
pensating the effect of the lower value of the punchthrough volt- 
age. 
The dependence of the injection probability on the electrical 
field in the gate oxide is more pronounced for the devices with 
a low punchthrough voltage. It is evident that the use of image 
force barrier lowering and “tunneling barrier lowering” are of 
great importance for 5-V-only circuits applying VIPMOS de- 
vices, in order to increase the injection probability. 
VI” * cm2I3, is slightly less than the 1 x 
VI. CONCLUSIONS 
A novel high-energy ion-implanted VIPMOS structure has 
been presented. The structure includes a local buried injector, 
which is used to supply the electrons for the SHE injection. The 
fabrication of the VIPMOS structure involves a local overlap of 
the wells of a retrograde twin-well CMOS process and one extra 
implantation to obtain an accurate Gummel number of the sub- 
strate area above the injector. One extra mask is necessary to 
cover the trunk, that shows up from the buried injector to the 
Si-Si02 interface due to mask edge effects. For this reason, the 
VIPMOS EPROM cell consumes more area than an EPROM 
cell using CHE injection. The injector is activated by means of 
punchthrough. This makes the structure suitable for VLSI ap- 
plications without the danger of latchup. The punchthrough 
voltage can be set by the doping profile of the p-well. The local 
buried injector offers new possibilities for programming 
EPROM’s using SHE injection. 
A high Gummel number of the area above the injector results 
in a high punchthrough voltage and a high injection probability 
(about 1 x In consequence of the high injection prob- 
ability and effective injection mechanism, high oxide current 
densities of 1 A cm-* and programming times of 10 ps have 
been measured. On the other hand, the punchthrough voltage 
can be adjusted to a low value of about 3 V, which enables the 
application of the VIPMOS structure in EPROM’s for analog 
circuitry or 5-V-only digital memories. For this purpose, a 
model was proposed which has been implemented in SPICE. 
This model can very well predict the injector and floating gate 
current. 
The parameters of the LEM, obtained from a parameter ex- 
traction, are in good agreement with the parameters as reported 
by Ning et al. [ 131. Only the dependence of the Si-Si02 poten- 
tial barrier on the “tunneling lowering” term is slightly less. 
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